Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorHasasneh, Nabil-
dc.contributor.authorBell, Ian-
dc.contributor.authorJesshope, Chris-
dc.description.sponsorshipThis paper presents a scalable and partitionable asynchronous bus arbiter for use with chip multiprocessors and its corresponding pre-layout simulation results using VHDL. The arbiter exploits the advantage of a concurrency control instruction (Brk) provided by the micro-threaded microprocessor model to set the priority processor and move the circulated arbitration token to the most likely processor to issue the create instruction. This mechanism provides latency hiding during token circulation by decoupling the micro-threaded processor from the ring’s timing. The arbiter provides a very simple arbitration mechanism and can be used for chip multiprocessor arbitration purposes.en_US
dc.publisherJournal of Systems Architectureen_US
dc.titleAsynchronous arbiter for micro-threaded chip multiprocessorsen_US
Appears in Collections:Journals

Files in This Item:
File Description SizeFormat 
Asynchronous arbiter for micro.pdf90.17 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.